본문 바로가기
HOME> 논문 > 논문 검색상세

학위논문 상세정보

IEEE 802.11a 무선 랜 설계 및 검증에 관한 연구 원문보기
(A) Study on Design and Verification of a IEEE 802.11a Wireless LAN

  • 저자

    변남현

  • 학위수여기관

    湖西大學校 大學院

  • 학위구분

    국내석사

  • 학과

    정보제어공학과 제어계측 전공

  • 지도교수

  • 발행년도

    2004

  • 총페이지

    vi, 65p.

  • 키워드

    IEEE 802.11a 무선랜 설계 검증;

  • 언어

    kor

  • 원문 URL

    http://www.riss.kr/link?id=T10040782&outLink=K  

  • 초록

    In this paper, we present an IEEE 802.11a WLAN design method based on a platform, and propose a CODEC processor design method. In order to design IEEE 802.11a WLAN, we used a software-based platform. The IEEE 802.11a baseband processor is designed using hardware description language. we development circuit on interface controller for the data transceive between PHY Layer and MAC Layer. Scrambler and Descrambler to security design source data. Although, we present about implementation of channel coder and Viterbi decoder for Mobile communications & IEEE 802.11a Wireless LAN. In the IEEE 802.11a WLAN decoder provide that Viterbi algorithm and Convolutional encoder by constraint length K=7, (133_(8), 177_(8)) for channel error correction. Interleaver and Deinterleaver designed to exchange serial error by countinuous error in channel error incorporating multipath fading for random error. In order to verification, we provide simulation results This circuit is implemented using Xilinx FPGA device xc2v6000.


 활용도 분석

  • 상세보기

    amChart 영역
  • 원문보기

    amChart 영역