본문 바로가기
HOME> 논문 > 논문 검색상세

학위논문 상세정보

고성능 디지털시스템을 위한 클럭 분배방식 및 Coplanar와 Microstrip 전송라인의 구조적분석 원문보기

  • 저자

    朴正根

  • 학위수여기관

    翰林大學校

  • 학위구분

    국내석사

  • 학과

    電子工學科 電子工學專攻

  • 지도교수

  • 발행년도

    2004

  • 총페이지

    28 p.

  • 키워드

  • 언어

    kor

  • 원문 URL

    http://www.riss.kr/link?id=T10073608&outLink=K  

  • 초록

    a novel clock distribution scheme is proposed for high-speed and low-power digital system to minimize clock skew and reduce dynamic power consumption. It has ideal near zero-skew characteristic by using folded clock lines (FCL) and phase blending circuit and analyze sutiable line structure form comparison by microstrip coming coplanar to FCLs. Simulation results show that the maximum clock-skew between two receivers located 10mm apart is less than 10ps at 1GHz and the maximum clock-skew between two receivers located 20mm apart is less than 60ps at 1GHz. Also clock signal regardless of process, voltage, and temperature variation finally this paper verifty that proposed clock distribution scheme superior than conventional clock distribution scheme which used symmetric H-trees.


 활용도 분석

  • 상세보기

    amChart 영역
  • 원문보기

    amChart 영역