본문 바로가기
HOME> 논문 > 논문 검색상세

논문 상세정보

Effects of Rapid Thermal Annealing Temperature on Performances of Nanoscale FinFETs

Sengupta, M.    (Department of Electronic Science, University of Calcutta   ); Chattopadhyay, S.    (Department of Electronic Science, University of Calcutta   ); Maiti, C.K.    (Department of Electronics and ECE, Indian Institute of Technology  );
  • 초록

    In the present work three dimensional process and device simulations were employed to study the performance variations with RTA. It is observed that with the increase in RTA temperature, the arsenic dopants from the source /drain region diffuse laterally under the spacer region and simultaneously acceptors (Boron) are redistributed from the central axis region of the fin towards the Si/SiO2 interface. As a consequence both drive current and peak cut-off frequency of an n-FinFET are observed to improve with RTA temperatures. Volume inversion and hence the flow of carries through the central axis region of the fin due to reduced scattering was found behind the performance improvements with increasing RTA temperature.


  • 주제어

    FinFET .   RTA temperature .   volume inversion .   cut-off frequency.  

  • 참고문헌 (13)

    1. D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur and H.-S. P. Wong, "Device scaling limits of Si MOSFET's and their application dependencies," Proc. IEEE, Vol.89, pp.259?288, Mar., 2001 
    2. M. Nawaz, W. Molzer, P. Haibach, E. Landgarf, W. Rosner, M. Stadele, H. Luyken and A. Gencer, "Validation of 30 nm process simulation using 3D TCAD for FinFET devices," Semicond. Sci. Technol., Vol.21, pp.1111-1120, Jul., 2006 
    3. B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, R. Rios and R. Chau, "Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout," Symp. on VLSl Tech, pp.133-134, June, 2003 
    4. L. Ge and J. G. Fossum, "Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs,' IEEE Trans. Electron Devices, Vol.49, pp.287-294, Feb., 2002 
    5. Taurus $Process^{TM}$ and Taurus $Device^{TM}$ Simulators, Version. X-2005.10, Synopsys Inc 
    6. C.W. Lee, S.R.N Yun, C.G Yu, J.T. Park and J.P. Colinge, "Device design guidelines for nano-scale MuGFETs," Solid state Electron., Vol.52, pp.505-510, Jan., 2007 
    7. A. Kranti and G. A. Armstrong, "Comparative analysis of nanoscale MOS device architechtures for RF applications,' Semicond. Sci. Technol., Vol. 22, pp.481-491, Mar., 2007 
    8. ITRS 2008 , http://www.itrs.net/ 
    9. A. Kranti and G. A. Armstrong, "Performance assesment of nanoscale double- and tripple-gate FinFETs", Semicond. Sci. Technol., Vol.21, pp.409-421, Feb., 2006 
    10. J.P. Colinge and C.A. Colinge, Physics of Semiconductor Device. California, U.S.: Kluwer Academic Publishers, 2006 
    11. B. Yu, H. Wang, A. Joshi, Q. Xiang, E. Ibok, and M. -R. Lin, "15 nm gate length planar CMOS transistor,' in Int. Electron Devices Meeting Tech. Dig., 2001, pp.937?939 
    12. T. Ghani, K. Mistry, P. Packan, S. Thompson, M. Stettler, S. Tyagi and M. Bohr, "Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors," in Symp. VLSI Technology Dig. Tech. Papers, 2000, pp.174?175 
    13. R. Kinder, F. Schwierz, P. Be$\check{n}$o and J. Ge$\beta$ner, 'Simulation of boron diffusion in Si and strained SiGE layers," Microelectron Jour., Vol.38, pp.576-582, Apr., 2007 

 활용도 분석

  • 상세보기

    amChart 영역
  • 원문보기

    amChart 영역

원문보기

무료다운로드
유료다운로드

유료 다운로드의 경우 해당 사이트의 정책에 따라 신규 회원가입, 로그인, 유료 구매 등이 필요할 수 있습니다. 해당 사이트에서 발생하는 귀하의 모든 정보활동은 NDSL의 서비스 정책과 무관합니다.

원문복사신청을 하시면, 일부 해외 인쇄학술지의 경우 외국학술지지원센터(FRIC)에서
무료 원문복사 서비스를 제공합니다.

NDSL에서는 해당 원문을 복사서비스하고 있습니다. 위의 원문복사신청 또는 장바구니 담기를 통하여 원문복사서비스 이용이 가능합니다.

이 논문과 함께 출판된 논문 + 더보기