Two-step pulse-shrinking time-to-digital converter
This paper presents a two-step pulse-shrinking time-to-digital converter (TDC) consisting of a 4-stage coarse pulse-shrinking TDC with per-stage shrinkage 1ns and a 4-stage fine pulse-shrinking TDC with per-stage shrinkage 250ps. A simple residual time extraction scheme is proposed to extract the residual pulse of the coarse TDC. The characteristics of the TDC including mismatch and noise-induced timing errors, timing errors of delay blocks, conversion time, power consumption, and silicon consumption are analyzed in detail. The proposed TDC was implemented in an IBM 130nm 1.2V CMOS technology. Simulation results show that the proposed TDC offers 1.4ns conversion time, 1 LSB DNL and INL, and figure-of-merit (FoM) of 0.163pJ/step. Some measurement results of the proposed TDC are also presented.
원문복사신청을 하시면, 일부 해외 인쇄학술지의 경우 외국학술지지원센터(FRIC)에서
무료 원문복사 서비스를 제공합니다.
NDSL에서는 해당 원문을 복사서비스하고 있습니다. 위의 원문복사신청 또는 장바구니 담기를 통하여 원문복사서비스 이용이 가능합니다.
- 이 논문과 함께 출판된 논문 + 더보기