본문 바로가기
HOME> 논문 > 논문 검색상세

논문 상세정보

Journal of parallel and distributed computing v.112 pt.1, 2018년, pp.1 - 19   SCI SCIE
본 등재정보는 저널의 등재정보를 참고하여 보여주는 베타서비스로 정확한 논문의 등재여부는 등재기관에 확인하시기 바랍니다.

A modeling front-end for seamless design and generation of context-aware Dynamically Reconfigurable Systems-on-Chip

Ochoa-Ruiz, Gilberto (Universidad Autonoma de Guadalajara, Mexico ) ; Wattebled, Pamela (Lab-STICC Laboratory, France ) ; Touiza, Maamar (LE2I Laboratory, France ) ; De Lamotte, Florent (Lab-STICC Laboratory, France ) ; Bourennane, El-Bay (LE2I Laboratory, France ) ; Meftali, Samy (LIFL Laboratory - INRIA Nord, France ) ; Dekeyser, Jean-Luc (LIFL Laboratory - INRIA Nord, France ) ; Diguet, Jean-Philippe (Lab-STICC Laboratory, France ) ;
  • 초록  

    Abstract In this paper, we present a Model Driven Engineering (MDE) methodology for facilitating the modeling of the partial reconfiguration process, and for implementing Dynamic Reconfigurable System-on-Chip (DRSoC). The rationale for this approach is to provide a modeling front-end that enables to visually compose a hardware platform, containing heterogeneous components, using both static and context-management hardware wrappers. A model transformations engine (MTE) processes the high-level models to obtain the inputs for the Xilinx dynamic partial reconfiguration (DPR) design flow, with the benefit of better exploiting and reusing the designer intentions regarding the allocation of tasks into reconfigurable areas. Furthermore, the automatic synthesis of a reconfiguration controller (RecOS) with context-management and task relocation capabilities is supported in this version of our tool. The latter feature is possible due to the integration of relocation tool OORBIT into the design chain, but we point out at other avenues of research. We present a case study in which we assess the benefits of the methodology and present a thorough analysis of the reconfiguration costs associated with the context and relocation management, showing speedups of 1.5x over other solutions. Highlights This paper presents a UML MARTE based methodology for modeling Dynamically Reconfigurable SoCs. The methodology and tools presented here in are built upon the IP-XACT standard to foster reuse. Context-management wrapper enables task distribution, scheduling and preemption. The approach enables to seamlessly create and automatically generate DRSoCs. The reconfiguration process is catered through the generation of a reconfiguration controller.


  • 주제어

    UML MARTE .   Reconfigurable systems .   System-on-Chip .   Context-aware management .   Bistream relocation .   IP-XACT.  

 활용도 분석

  • 상세보기

    amChart 영역
  • 원문보기

    amChart 영역

원문보기

무료다운로드
  • 원문이 없습니다.
유료다운로드

유료 다운로드의 경우 해당 사이트의 정책에 따라 신규 회원가입, 로그인, 유료 구매 등이 필요할 수 있습니다. 해당 사이트에서 발생하는 귀하의 모든 정보활동은 NDSL의 서비스 정책과 무관합니다.

원문복사신청을 하시면, 일부 해외 인쇄학술지의 경우 외국학술지지원센터(FRIC)에서
무료 원문복사 서비스를 제공합니다.

NDSL에서는 해당 원문을 복사서비스하고 있습니다. 위의 원문복사신청 또는 장바구니 담기를 통하여 원문복사서비스 이용이 가능합니다.

이 논문과 함께 출판된 논문 + 더보기